always@(posedge clk) begin
　if( !reset ) begin
　　complete <= 0;
　end
　if(enable && !complete ) begin
　　register <= date;
　　complete <= 1;
　end
end

じゃだめかい？